Formal Verification of Analog and Mixed Signal Designs in Mathematica
نویسندگان
چکیده
In this paper, we show how symbolic algebra in Mathematica can be used to formally verify analog and mixed signal designs. The verification methodology is based on combining induction and constraints solving to generate correctness for the system with respect to given properties. The methodology has the advantage of avoiding exhaustive simulation usually utilized in the verification. We illustrate this methodology by proving the stability of a ΔΣ modulator.
منابع مشابه
Formal Verification of Analog and Mixed Signal Designs: A Survey ⋆
Analog and Mixed Signal (AMS) designs are an important part of embedded systems that link digital designs to the analog world. Due to challenges associated with its verification process, AMS designs require a considerable portion of the total design cycle time. In contrast to digital designs, the verification of AMS systems is a challenging task that requires lots of expertise and deep understa...
متن کاملAnalog Simulation Meets Digital Verification – A Formal Assertion Approach for Mixed-Signal Verification
Functional and formal verification are important methodologies for complex mixed-signal designs. But there exists a verification gap between the analog and digital blocks of a mixed-signal system. Our approach improves the verification process by creating mixed-signal assertions which are described by a combination of digital assertions and analog properties. The proposed method is a new assert...
متن کاملRunt ime Verification of Analog and Mixed Signal Designs
Runtime Verification of Analog and Mixed Signal Designs
متن کاملTowards Formal Verification of Analog and Mixed-Signal Designs
This paper examines the use of formal verification methods in the analog design process. To apply formal techniques such as model checking we must abstract the analog circuit at the behavioral level, express its behavior as a state transition system while retaining the essential nonlinear properties, and use a verification tool with specifications that represent the desired analog behavior. We ...
متن کاملIntegrating Abstraction Techniques for Formal Verification of Analog Designs
The verification of analog designs is a challenging and exhaustive task that requires deep understanding of physical behaviours. In this paper, we propose a qualitative based predicate abstraction method for the verification of a class of non-linear analog circuits. In the proposed method, system equations are automatically extracted from a circuit diagram by means of a bond graph. Verification...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007